Verilog Mentor

How do I implement a state machine in Verilog?

Can you explain Verilog's blocking vs non-blocking assignments?

What's the best way to debug timing issues in Verilog?

How do I optimize Verilog code for FPGA synthesis?